Stock Map: 1   2   3   4   5   6   7   8   9   10   11   12   13   14   15  
1,BTB06600BRG are hot selling, Following list are globle excellent suppliers of BTB06600BRG, If you want to purchase BTB06600BRG, you can contact the suppliers of BTB06600BRG by email，telephone or leave a message for them.
2,Enter the right button for BTB06600BRG DATASHEET Download of BTB06600BRG, free for datasheet of BTB06600BRG 

BTB06600BRG,Top sales BTB06600BRG,BTB06600BRG DATASHEET
BTB06600BRG  Top sales 

hlotes:(i)Add "T" to e72d of part number for tape and reel 0SMD packages only
(2) Refereizce the applicable package refereizce drawing for the dimensions and PC board layout
(3) "Standard" option specifies 63/37, Sn/Pb pin solder material.
BTB06600BRG   seller 

Peak Collector Current (Tj " 150YC) ICM 600* Amperes
BTB06600BRG   datasheet 


CC(DDR400@CL=3)
B3(DDR333@CL=2.5)

Speed @CL2
133MHz

Speed @CL2.5
166MHz
166MHz

Speed @CL3
200MHz

CL-tRCD-tRP
3-3-3
2.5-3-3


BTB06600BRG   price 


Pin
Name
Input Function

CLK
System clock
Active on the positive going edge to sample all inputs.


CS


Chip select

Disables or enables device operation by masking or enabling all inputs except

CLK, CKE and DQM


CKE


Clock enable

Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.


AoA11


Address

Row/column addresses are multiplexed on the same pins.
Row address : RAo ~ RAii, Column address : CAo ~ CA9, CAii


BAoBAi



Bank select address



Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.


RAS



Row address strobe



Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.


CAS


Column address strobe

Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.


WE


Write enable


Enables write operation and row precharge.
Latches data in starting from CAS, WE active.


DQM


Data input/output mask

Makes data output Hi-Z, tSHZ after the clock and masks the output.

Blocks data input when DQM active.

DQo3
Data input/output
Data inputs/outputs are multiplexed on the same pins.

VDDNss
Power supply/ground
Power and ground for the input buffers and the core logic.


VDDQNssQ


Data output power/ground


lsolated power supply and ground for the output buffers to provide improved noise

immunity.


N.C/RFU

No connection

/reserved for future use

This pin is recommended to be left No Connection on the device.


BTB06600BRG   pdf 


Vcc = 1650V, lc = 800A,

-VGE = +15V, Tj = 1
_lnductive loa.d
25IC


Eon

j
7





r
Eoff
©© Copyright:-www.13ic.Com 2000-2010 Message at MSN:search_01@live.com
Service hot :(86)-0755-86525401 Fax:86-755-84521245