Stock Map: 1   2   3   4   5   6   7   8   9   10   11   12   13   14   15  
1,HD151TS301 are hot selling, Following list are globle excellent suppliers of HD151TS301, If you want to purchase HD151TS301, you can contact the suppliers of HD151TS301 by email,telephone or leave a message for them.
2,Enter the right button for HD151TS301 DATASHEET Download of HD151TS301, free for datasheet of HD151TS301 

HD151TS301,Top sales HD151TS301,HD151TS301 DATASHEET

HD151TS301  Top sales 


Parameter

Output

Description

Test Conditions

Min

Typ.

Max

Unit

tl

All

Output Duty Cycle["]

tl=tlAtlB

45

50

55

%

t2

CPUCLK

CPU Clock Rising and
Falling Edge Rate

Between 0.4V and 2.OV, VDDCPU = 2.5V
Between 0.4V and 2.4V, VDDCPU = 3.3V

0.75

4.0

V/ns

t2

AGP,
REFO

AGP, REFO Clock Rising
and Falling Edge Rate

Between 0.4V and 2.4V

0.85

4.0

V/ns

t2

PCI

PCI Rising and Falling
Edge Rate

Between 0.4V and 2.4V

0.85

4.0

V/ns

t3

CPUCLK

CPU Clock Rise Time

Between 0.4V and 2.OV, VDDCPU = 2.5V
Between 0.4V and 2.4V, VDDCPU = 3.3V

0.4
0.5

2.13
2.67

ns

t4

CPUCLK

CPU Clock Fall Time

Between 2.OV and 0.4V VDDCPU = 2.5V
Between 2.4V and 0.4V, VDDCPU = 3.3V

0.4
0.5

2.13
2.67

ns

t5

CPUCLK

CPU-CPU Clock Skew

Measured at l.25V, VDDCPU = 2.5V
Measured at l.5V, VDDCPU = 3.3V

100

500

ps

t6

CPUCLK,
PCICLK

CPU-PCI Clock Skew

Measured at l.25V for 2.5V clocks, and
at l.5V for 3.3V clocks

2.5

3.5

5.5

ns

t8

PCICLK,
PCICLK

PCI-PCI Clock Skew

Measured at l.5V

500

ps

t9

PCICLK,
AGP

PCI-AGP Clock Skew

Measured at l.5V

1,200

ps

t10

CPUCLK

Cycle-Cycle Clock Jitter

Measured at l.25V for 2.5V clocks, and
at l.5V for 3.3V clocks

500

ps

t10

PCICLK

Cycle-Cycle Clock Jitter

Measured at l.5V

750

ps

t10

AGP

Cycle-Cycle Clock Jitter

Measured at l.5V

800

ps

t11


CPUCLK,
PCICLK,
AGP

Power-up Time


CPU, PCI, AGP clock stabilization from
power-up

3


ms


HD151TS301   seller 


Param eter

Sym bol

Limits

Unit

Power dissipation

D

1000

mW

Junction temperature

Tj

1 50


Storage tem perature

Ts tg

-55 to +150


HD151TS301   datasheet 



I
(
W
J
d
d
V
I
3
L
V
O
I
O
X
0

H
O
I
3
1
V
O
[
N
~
t
O
f
d
(
J
HD151TS301   price 

- Complete Programmable Device Can Combine Glue
Logic and Structured Designs
- Four Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global
Interconnectivity
HD151TS301   pdf 

Application information - Applications that are
described herein for any of these products are for
illustrative purposes only. Philips Semiconductors make
no representation or warranty that such applications will be
suitable for the specified use without further testing or
modification.
©© Copyright:-www.13ic.Com 2000-2010 Message at MSN:search_01@live.com
Service hot :(86)-0755-86525401 Fax:86-755-84521245